DESIGNING AND VERIFICATION OF ASYNCHRONOUS FIFO
Main Article Content
Abstract
Asynchronous FIFOs are often used to safely pass data from one clock domain to another asynchronous clock domain. Using a AFIFO to pass data from one clock domain to another clock domain requires multi -asynchronous clock design techniques. There are many ways to design a FIFO but still make it difficult to properly simulate and analyse the design.
FIFO can be either synchronous or asynchronous. The basic difference between them is that the entire operation of synchronous FIFO is dependent on the single clock whereas asynchronous FIFO have separate clock for the write operation and read operation.
This paper discusses about Asynchronous FIFO design and verification using Verilog and analyse the outputs using simulation performed in QuestasimDownloads
Article Details
COPYRIGHT
Submission of a manuscript implies: that the work described has not been published before, that it is not under consideration for publication elsewhere; that if and when the manuscript is accepted for publication, the authors agree to automatic transfer of the copyright to the publisher.
Authors who publish with this journal agree to the following terms:
- Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgment of the work's authorship and initial publication in this journal.
- Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgment of its initial publication in this journal.
- Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work
- The journal allows the author(s) to retain publishing rights without restrictions.
- The journal allows the author(s) to hold the copyright without restrictions.
References
P Rajshekhar Rao, Manju Nanda., “Implementation and Verification of Asynchronous FIFO Under Boundary Conditionâ€, International Journal of Engineering Research & Technology (IJERT) 2278-0181.
Mohini Akhare, Nitin Narkhede., “Design and Verification of Generic FIFO using Layered Test bench and Assertion Techniqueâ€, International Journal of Engineering and Advanced Technology (IJEAT). Issue-6, August 2019.
Lincy DF, S.Thenappan., “ASYNCHRONOUS FIFO DESIGN USING VERILOGâ€, International Research Journal of Engineering and Technology (IRJET), Volume: 07 Issue: 09, Sep 2020.
Dadhania Prashant C., “Designing Asynchronous FIFOâ€, International journal of information, knowledge and research in electronics and communication engineering, Volume 02, issue 02, pp-561-563