A Smart Cache Designed for Embedded Applications

Afrin Naz, Krishna M. Kavi

Abstract


In this paper, we extend our previous investigation of split array and scalar data caches to embedded systems. More specifically we explore reconfigurable data caches where L-1 data caches are optimally partitioned into scalar caches augmented with victim caches and array caches. We do not change cache block size or set-associativities, making it easier to reconfigure cache banks. We also evaluate how any unused portions of cache resources can be used as prefetch buffers and branch target buffers to further improve the performance of applications. Since embedded systems require very careful management of available resources, our approach to configuring L-1 caches can lead to better performance and better energy savings.


Keywords: Reconfigurability, Embedded systems, Cache Memories, Split Caches, Spatial Locality, Temporal Locality, Prefetching.


Full Text:

PDF


DOI: https://doi.org/10.26483/ijarcs.v3i1.989

Refbacks

  • There are currently no refbacks.




Copyright (c) 2016 International Journal of Advanced Research in Computer Science