



## STUDY OF PARALLEL COMPUTING STRUCTURE AND CIRCUIT ANALYSIS FOR INTERCONNECTION NETWORK

Rakesh Kumar Katare, Shravan Tripathi, Sunil Tiwari\*  
Department of Computer Science,  
A.P.S. University Rewa M.P. India

**Abstract:** Parallel computing has become a crucial topic in the concern of computer science and also it is revealed to be critical when researching in high performance. The evolution of computer architectures towards an improved number of nodes, where parallelism could be the approach to option for speeding up an algorithm within the last few decades. The combination of processing units build a model of computation (circuits) has gained an essential place in the area of high performance computing (HPC) due to its configuration and considerable processing supremacy that is parallel, series, etc.... In this paper, we study the idea of parallel computing, and its programming models and also explore some theoretical and technical concepts which can be often needed to understand the Interconnection network. In particular, we show how this technology is new in assisting the field of computational physics, especially when the issue is data parallel. In this paper firstly we convert the graphical model of perfect difference network into circuit diagram then convert circuit diagram into switching function, then simplify it and redraw the equivalent network.

**Keywords:** Circuit analysis, Boolean function, High performance computing, Interconnection Network

### INTRODUCTION

Parallel computing systems offer the promise of a quantum leap in the computing power that can be brought to bear on many important problems<sup>1</sup>. The reason for parallel computing is dependable to develop an application execution by playing out the application frame sort on various processors. While parallel computing is usually for High Performance Computing, it's becoming more prevalent in the mainstream computing as a consequence of the present growth of commodity architecture called multiprocessor<sup>2, 3</sup>. The study of parallel structure of perfect difference network shows the circuit and robustness of the Perfect difference network. Certain applications of computers require much more processing power than can be provided by today's machines. These applications include solving differential equations and some areas of artificial intelligence like image processing. Efforts to increase the power of sequential computers by making circuit elements smaller and faster have approached basic physical limits<sup>4</sup>. Consequently, it appears that substantial increases in processing power can only come about by somehow breaking up a task and having processors work on the parts independently. The parallel approach to problem-solving is sometimes very different from the sequential one. To convey these situations we may use alternate or mixed pattern. In this paper, we have discuss the concept of topological properties, study the structural relation of perfect difference network(PDN) architecture.

### PARALLEL STRUCTURE AND CIRCUIT ANALYSIS ON PERFECT DIFFERENCE NETWORK


An interconnection network of futuristic computer systems fully exploits the computational power of processing elements<sup>4</sup>. In this research work perfect difference network

can be modeled using graphs. The nodes of the graphs are as processing element and the nodes are connected by graph edges known as communication arcs. An abstract graph structures are important to find the structural relationship in interconnection network<sup>5, 6</sup>. The real life interconnection network systems modeled as graph can be analyzed for its algorithmic complexity by implementing graph theory combined with theory of matrices. Presently, upcoming high speed interconnection networks such as perfect difference network (PDN) had been successfully studied by a Prof. Rakesh Kumar Katare, and his research group for its topological properties<sup>7, 8, 9</sup>.


There are two main aims

1. Elaborate parallel communication structure in PDN.
2. To convert parallel structure into parallel expression

The parallel expression of PDN enables the architect to enhanced degree of parallelism in communication and to reduce processing time in most simple form<sup>10</sup>.



We have studied the interconnection network PDN with  $\delta=2$ , having  $\delta^2 + \delta + 1$  nodes. We assume  $c$  is the number of distinct circuits and  $e$  is the number of communication arcs represented as edges of PDN graph model  $G$ . PDN has  $\delta^2 + \delta + 1$  nodes, then the communication function is denoted by  $C(\delta^2 + \delta + 1)$ . Here we elaborate the parallel structure starting from node 0; The circuit diagram will be as follows,



$0 \wedge (1V3)$  and  $0 \wedge (4V6)$  both are in parallel and  $0 \wedge (1V3)$  are in series. Similarly  $0 \wedge (4V6)$  in second circuit are in series<sup>11</sup>,<sup>12</sup>. We may use backtracking if any problem is encountered.


$0 \rightarrow 1 \rightarrow 3 \rightarrow 4$  and

$0 \rightarrow 3 \rightarrow 4 \rightarrow 6$  are mixed structure, first stage is parallel but second stage is in series



Above structure is a specialized form of parallel programming for the purpose of sharing information

between different nodes/devices. In contemporary systems, it is usually used for mediating between application and other node. Parallel structure allows programs to "hand off" work to be done by the node and then proceed to other tasks, or to not begin until input has been transcribed. A dedicated program, the flag, maintains an orderly sequence of instruction for the communication.

Here we elaborate the parallel structure starting from node 1; the circuit diagram will be as follows



Here we elaborate the parallel structure starting from node 2; The circuit diagram will be as follows:



As we know the degree of each node is 4 in perfect difference network with  $d=2$ . Above circuit diagram of PDN explore at least two parallel structures<sup>15, 16</sup> in PDN. Initial and ending point show the common node it means all the above circuit is closed circuit. We may also change the final point if we need open circuit.

## CONCLUSION

This paper presents PDN, a mature, frugal, flow-level topological properties for modelling large-scale networks and computing systems. PDN is designed to carry out performance-related studies of interconnection network for both HPC systems and datacentres. It features a completely modular design in which adding new topologies, routings or traffic models requires minimum effort.  $0^4$  (1V3) and  $0^4$  (4V6) both are in parallel but the next stage of communication is in series and the upcoming node is shared node with another parallel pattern. To avoid collision need some decision. This work gives some experience with parallel computing to know the potential and limitation of interconnection network. The purpose of this research work is to promote the understanding by focusing on topological properties and parallel structure that are naturally suited for high performance computing and that represent the best approach for solving communication problems.

## REFERENCE

- [1] Tiwari Sunil, Tripathi Shravan, Tiwari C M, "A Study of Topological properties of PDN and Hex cell Interconnection Network, International Conference on Innovative Research in science, Management and Technology(ICIRSMT-2021), Organised by Atal Bihari Vishwavidyalaya-American Institute of Management and Technology Conference Proceedings(AIMTCP), Published by The Global Knowledge Foundation (GKF) USA,Inc. Vol. 1 No. 2 ISSN(online) 2769-5093.2021, 27-28 December 2021.
- [2] Tiwari Sunil, Katare R K, Bhardwaj M., "Study of Communication Pattern for Perfect Difference Network", Machine Vision and Augmented Intelligence-Theory and Applications Springer Nature Singapore Pte Ltd 2021. [http://doi.org/10.1007/978-981-16-5078-9\\_11](http://doi.org/10.1007/978-981-16-5078-9_11).
- [3] Tiwari S., Katare R.K., "A Study of Structural Pattern of Interconnection Network and its Mathematical Representation ",Proceeding of International Conference on Emerging Research in Computer Science and Software Engineerig, Sponsored by M.P. Council of Science and Technology, Bhopal, Organized by University Institute of Computer Science and Application(UICSA) R. D. University, Jabalpur,M.P., India.ISSN No.2393-9931, November 21, 2015.
- [4] Tiwari S., Katare R.K., "A Study of Hex-Cell, Complete Graph and Perfect Difference Network(PDN)", Proceeding of 2nd International

- Conference on Emerging Trends in Computer Science, communication and information technology, Nanded Maharashtra,P-116.ISBN 978-81-923487-1-1, February 09-11, 2015.
- [5] Tiwari S, Katare R. K., “A Study of fabric of Architecture Using Structural Pattern and Relation” International journal of Latest Technology in Engineering, Management and Applied Science volume IV,issue IX,September 2015,ISSN 2278-2540 Impact Facor 2.115
- [6] Tiwari S., Katare R. K., “Alliance Study of Perfect Difference Network & Hex-Cell Architecture”.International Journal of Emerging Technology and Advanced Engineering,volume 5,Issue 3,march 2015 p-25.IMPACT FACTOR 2.913
- [7] Tiwari Sunil, Katare Rakesh Kumar, Sharma Vinod, Tiwari Chandra Mani, “Study of Geometrical Structure of Perfect Difference Network (PDN)”, International Journal of Advanced Research in Computer and Communication Engineering, Volume 5, Issue 3, march 2016,ISSN(online) 2278-1021,(print) 2319-5940.Impact Factor- 5.332
- [8] Kirti Gautam, R.P.Gupta, Taruna Tiwari, Sunil Tiwari, “ Prashikshan avam arthik sahyog k liye govt. yojnao aur karyakram ka adhyan” JETIR, ISSN-2349-5162, Volume 6, Issue 6, June 2019. UGC approved journal no 63975 IF -5.87
- [9] Kirti Gautam, R.P.Gupta, Sunil Tiwari, “ A Study of PMKVY in Rewa”, Vindhya Bhartiya Journal of APS University, rewa M.P. India ISSN No 0976-9968No-16,Vol 1,July 2018.
- [10]Tiwari Sunil, Katare Rakesh Kumar, Sharma Vinod, “Study of Structural Representation of Perfect Difference Network”, IJRSET, Volume 6, Issue III, March 2018(paper accepted) ISSN 2321-9653.(UGC Approved List Journal No-45842)IF-7.429
- [11]Singh Neha, Tiwari Sunil, et. al., “Vector Operation on Nodes of PDN using logical operators”International Journal of Advanced Research in Computer Science Vol 10, No 06,2019 ISSN- 0976-5697.
- [12]Tiwari Sunil, Pushpraj saket, Katare Rakesh kumar, Katare Charvi, Tiwari Amar, Gautam Kirti, “Study of Data Structure and Symmetry Properties for Interconnection Network”, International Research Journal of Science Engineering and Technology Volume 10 Issue 3 ISSN 2454-3195,2020,UGC ID-47932,IF-6.3305
- [13]Tiwari Sunil, Singh Gaharwar Piyush, Katare Rakesh kumar, “A Study of Structural Analysis of PDN” International Research Journal of Science Engineering and Technology Volume 10 Issue 2 ISSN 2454-3195,2020, UGC ID-47932,IF-6.3305
- [14]Rakesh Kumar Katare, Sunil Tiwari, Anupriya Singh, “A Study of Dependencies among processors in Interconnection Network ” International Research Journal of Science Engineering and Technology (RJSET) Volume 12 Issue 4, ISSN 2454-3195, Dec-2022
- [15]Sunil Tiwari, Anamika Shukla, Rakesh Kumar Katare, “A Study of Vectors and Link Utilization of Hypercube”, International Journal of Advanced Research in Computer and Communication Engineering, Volume 11 , Issue 2, Feb 2022, ISSN(online) 2278-1021,(print) 2319-5940.Impact Factor- 7.39
- [16]Sunil Tiwari, Jyotsana Tiwari, Rakesh Kumar Katare, “ Study of Logical Operations between the vectors of a Hypercube”, International Research Journal of Science Engineering and Technology (RJSET) Volume 12 Issue 1, ISSN 2454-3195, Jan-2022.