Volume 6, No. 5, May - June 2015



International Journal of Advanced Research in Computer Science

RESEARCH PAPER

Available Online at www.ijarcs.info

Performance Enhancement Of OTA Using Double Gate MOSFET

Amit Sharma C.Sc. Departmet, DAV College, Jalndhar, India amit.hvengg@gmail.com Sansar Chand

ECE,Department CT InstitutionsJalandhar,India sumisansar@gmail.com

Navneet Gill

ECE, Department CT Institutions Jalandhar, India

pallnavneet5@gmail.com

Abstract: Operational Transconductance Amplifier widely used in electronics industry due to its large number of applications. Double gate MOSFETs are strong contenders for nano scale region .In this paper focus will be on designing low input voltage, safer phase margin OTA using double gate MOSFETS. All the simulations are done at 45nm technology.

Keywords: DG MOSFEs, OTA, Analog Tunable circuits, Gain, Phase margin, low supply voltage

I. INTRODUCTION

Electronics devices based on silicon are large such as laptops, palmtops, cellular phones and many more hand held devices. Due to great dealing of silicon based devices, silicon has made system on chip possible. A low voltage and power design to recompensate is required for increasing number of devices on chip. With the breach of 90 nm. silicon industry has moved to nano area to according to ITRS [1]. There are number of problems arises due scaling in conventional bulk CMOS device like SCE's, [2] [3] threshold voltage, non -scaling of vertical dimensions, these problems degrade the performance of circuits and affects the reliability of devices. Double Gate devices have better control over SCE's and junction leakage due to improved electrostatic gate control of back gate [4]. Double Gate MOSFETS are promising devices due to better scalability in nano circuits. With scaling down v_{dd} , v_{gs} also decreases. It allows working in sub threshold region with increased transconductance g_m [5]. Also suitable for analog RF devices because of the capability to handle gigahertz provide better frequency range. By tuning of back gate, characteristics in area, power dissipation and lastly the speed [6] in independent driven mode[IDDG] where two gates are separately biased whereas symmetrically driven mode (SDDG) used in digital applications due to better I_{on}/I_{off} ratio [7]. In this paper, the basic device structure using DG-MOSFETs is shown, where back gate will be used for the tuned circuit performance. A low power and high gain at 45 nm. OTA using double gate MOSFETs is designed for the study. The simulations are done using spice tool.

II. DG MOSFET STRUCTURE AND FEATURES

The double gates can work in two modes symmetrically driven [SDDG] and independently driven mode [IDDG].The device structure is shown in Fig. 1. The front and back gates are connected to work in symmetrically driven mode and for analog tunable circuits, the front and back gates are biased at different voltages to achieve desired characteristics of device. The gate length is 45 nm. The symmetrical driven mode is better than independently driven mode [IDDG] as discussed in [8] [10-11].




Fig.1 SDDG and IDDG Modes of double-gate MOSFET

III. CONSTRUCTIONAL FEATURES OF DG MOSFET-OTA

Fig.3 shows OTA based double gate MOSFETs. The reported OTA works in independently driven mode and shows very less gain [9]. With decreasing gate length, the channel mobility is degraded. Even for shorter channel length, output conductance is increased which will the affect the gain of OTA. In this paper, a new design of OTA to improve gain at 45 nm technology is discussed. The simulations of the existing design have been done using tanner EDA tool version 13.0 at 45 nm CMOS technology for phase response, transient and AC analysis. Existing OTA circuit works at supply voltage of V_{DD} equals to 1.16V and V_{SS} equals to -1.16V respectively. The bandwidth is measured as difference between lower frequency and upper frequency at -3dB down from maximum gain of circuit obtained. As frequency increases, the gain is decreased due to capacitive affects at high frequencies. The open loop gain is function of frequency and shown in equation:

$$A_{oL}(f) = \frac{A}{\sqrt{1 + \left(\frac{f}{fo}\right)^2}} \tag{1}$$

Where A is internal gain and f, f_o are operating frequency and cut-off frequency respectively. The block diagram and circuit symbol is shown in Fig. 2(a) and 2(b) respectively. The open loop gain of existing circuit is observed as 2.6 dB.




Fig.2 (a) block diagram of OTA




Fig.2 (b) circuit symbol of OTA




Fig.3 OTA Using Double Gate MOSFET .

																			Ă.						
								1	11									1							
							1	1									1	ſ.							
																		Ι.							
					N	I =	= 1	LI	М	=	1				М	=	1	M	=	1					
			B	M€	s2	1	ίθi	īТ	₩.	÷	PM	0.8	M	ÞS	ź4	ΞĒ	a	L INF	- 	РØ	55	0a			
			Ľ				25i		L	Ц.		. 21						L	Ц		. 2				
			. "		-	C	12.0	4	4	ТĽ	<u>)</u> -	-		-	Ч(٦ŀ	Ju	4	нĸ	<u> </u>	÷,	.u			
											· .				_: T		<u>.</u>	NI							
					NF			-	NF			4		Ν	F,	Ξ.	Ŧ	N1			L				
											_							Ι.							
								1										I							
															1										
													17					•							
												/	÷-	\sim				•							
											_/							•							
			Ve	31°	ta	qe	So	u.	се М	_1	2	5.	.0	v.	1		5		<u>.</u>	4					
										d	3			_	<u>M</u> _	ō		M	=	<u>+</u>					
			_₩	ØF:)s <u>z</u>	5	īθt	과	M	Ē.	22	9 6)	155) al	-W-		Р Й (
			Ŀ	. =	: 0	~ ·	25i	ı	Г	ŧ.	Q.	21	5 u	F	0,-	Ø.	5u	L	Ħ	-₽,	.ż.	5u			
					1	\cup				X	87	t. –			~	汛			٦N	\mathcal{T}	Τ.				
					NF	' =	ł		NF		Rι	r" I		N	म	<u> </u> _	1	NI	, I I,	= · ·	1				
					· · ·			-		Ľ	_ 7	5. 5.			÷.	Ŀ	÷	- • •	• •	• •					
Ι	n]	1		\geq					3.5	-		_	•		8.5	<u>-</u>	-		<u>.</u>	÷	÷-			Ιr	ı2
					21 C C C	1 - 1	= 1 501		M W	Ξ,		+ 09			신생	Ē.	1	M	· ·	1					
			. ₩							ī,	a Nati	-3	<u>11-15</u>	22	<u>2</u> 7	P	Ju	W	Π	NM					
			Ŀ	. =	10	1.1	25ι	1	Г	Ħ.	Ο,	. 71	កធ	F	Ο.	21	5u	Г	Ħ	Ο.	.b.	5u			
													Т												
				•	NF		քիլ	2-	-Mİ	11_	= ;	Ŀ,	+	N	F	ΨL	ĺ₽-	-M	1	= : :	1				
															Υ.										
			Ve	1	ta	ge	So	u	Cre	_2	:[5.	0	v				•							
											A				1			•							
							\sim		1			~	-				1	. /	Ζ.						
													1												
													Т												
		•	•	•	•		•		•		•	•	-	•	•	•	•	• •		•	•	•	•		

Fig.4 Proposed OTA Circuit.

The proposed OTA works in independently driven mode. The input V_{in1} and V_{in2} are given at back gates through inverters which are also made of double gate MOSFETS. Amplifier transconductance, Gm, is in general a function of the transconductance of transistors at the input stage. It is well known that the transconductance can be increased either by increasing the biasing current of the input transistors or by increasing the size of the input transistors. The proposed OTA works in independently driven mode.. Differential currents flow and charge a load capacitor of 0.1 fF. The loads transistor as active pMOS which gives positive feedback to circuit and increase the gain of circuit. The proposed amplifier will exhibits a positive feedback to circuit which will increase the gain of circuit.

IV. RESULTS

The simulations are done at $V_{dd of} 0.92 \text{ V}$. and biasing at back gates is $v_{cn} = -V_{cp} = 0.1 \text{ V}$. The gain is 4.85 dB as shown in Fig.5 (a).




Fig.5(c) Phase Response for input2

TABLE 1

PARAMETERS	Existing OTA	PROPOSED OTA
Phase Margin	60	72
Supply Voltage(V)	1.16	0.92
Gain(dB)	2.6	4.85

V. CONCLUSION

This paper shows appropriateness of double gate MOSFETS for designing of analog circuits like OTA and filters. The designed OTA shows high gain, low power dissipation. The circuit is suitable for high frequency applications and high gain. The proposed circuit is suitable for designing analog filters consists of OTA and capacitor which are also called as integrators. Using double gates, further phase margin, temperature variation and bandwidth will be explored in future.

VI. REFERENCES

- [1] International Technology Rondmap for Semiconductor (ITRS), :WO I version
- [2] B. Yu, H. Wang, A. Joshi, Q. Xiang, E. Ibok, and M.-R. Lin, "15-nm gate length planar CMOS transistor," in *Tech. Dig. IEDM*, 2001, p. 937.
- [3] Y. Taur JEEE SpectruIII. Vo1.36, pp.25-29, no.7, 1999
- [4] H.-S. P.Wong, "Beyond the conventional MOSFET," in *Proc. 31st Eur. Solid-State Device Research Conf.*, 2001, p. 69.
- [5] T. Tosaka, K. Suzuki, H. Horie, and T. Sugii, "Scaling parameter dependent model for subthreshold swing S in double-gate SOI MOSFET's," IEEE Electron Device Lett., vol. 15, no. 11, pp. 466– 468, Nov. 1994.
- [6] Behzad razavi "Design of Analog CMOS Amplifier", 2001.
- [7] M. V. R. Reddy, D. K. Sharma, M. B. Patil, & Rao, "Power-area evaluation of various double-gate RF mixer topologies," IEEE Electron Devices Lett. Vol. 26, pp. 664, 2005
- [8] M. Masahara et al., "Demonstration, analysis, and device design considerations for independent DG MOSFETs," IEEE Trans. Electron Dev., vol. 52, no. 9, pp. 2046–2053, Sep. 2005
- [9]] Ravindra Singh Kushwah , Shyam Akashe, " Design and Analysis of Tunable Analog Circuit Using Double Gate MOSFET at 45nm CMOS Technology" IEEE 2013.
- [10] Kaushik Roy, Hamid Mahmoodi, Saibal Mukhopadhyay, Hari Ananthan, Aditya Bansal, and Tamer Cakici, "Double-Gate SOI Devices for Low-Power and High-Performance Applications" Dept. of Electrical and Computer Engineering, Purdue University, West Lafayette, IN School of Engineering, San Francisco State University, 2005.
- [11] Keunwoo Kim and Jerry G. Fossum, "Optimal Double-Gate MOSFETs: Symmetrical or Asymmetrical Gates?"1999 IEEE.